收藏本站
ORCA ORT8850 Attributes
Usable
PFU EBR
Available User I/O I/O SERDES
Maximum
Device
Gates
PFUs
LUTs Registers RAM Bits RAM Bits
352PBGA 680PBGAM Compatibility PLLs Channels
Data Rate
ORT8850L 360-470K 624
4,992
6,504
154K
74K
161
278
1.8 / 2.5 / 3.3V
4
8
850 Mbits/sec
ORT8850H 530-600K 2,024 16,192 19,824
406K
147K
N/A
297
1.8 / 2.5 / 3.3V
4
8
850 Mbits/sec
Key Features and Benefits (cont.)
ORT8850 Application – 4 Gbits/sec
■
Easy System Integration
? Supports wide range of SONET-based backplane
applications as well as generic data moving for high-
speed backplane data transfer. No knowledge of
SONET/SDH needed in generic applications: simply
supply data, 63 MHz-106 MHz clock, and a frame
pulse.
? High-speed interface (HSI) function for clock/data
recovery serial backplane data transfer without
external clocks.
Serial Backplane for Switching
? SERDES operates at up to 850 Mbits/sec. With
one ORT8850 on port-card and one on switch-
card, 4 Gbits/sec throughput achieved
? 850 Mbits/sec with SONET scrambling (3.3%
overhead) allows > 800 Mbits/sec raw data
transfer
? Packet-Over-SONET (POS) or RapidIO-like
interface to Network Processor on port card
? Eight-channel HSI function provides 850 Mbits/s serial
Protect Port Card
Protect Switch Fabric
interface per channel for a total chip bandwidth of
6.8 Gbits/s (full duplex). Rates from 126 Mbits/s to
850 Mbits/s are supported directly (lower rates directly
supported through decimation and interpolation).
? Powerdown option of HSI receiver on a per-channel
basis.
? SONET scrambler/descrambler.
? Three full-duplex, double data rate (DDR) I/O groups
include 8-bit data, one control, and one clock. Each
interface is implemented with LVDS I/Os that include
on-board termination to allow long-haul driving of
backplanes, such as those similar to the industry
Work Port Card
ORCA
ORT8850
850 MBits/sec
Backplane
Transceiver
POS
Network
Processor
Backplane
850Mb
LVDS Links
Work Switch Fabric
ORCA
ORT8850
850 MBits/sec
Backplane
Transceiver
Switch
Device
standard RapidIO interface.
? Redundant outputs and multiplexed redundant inputs
for CDR I/Os allow implementation of eight channels
with redundancy on a single device.
Framer
? On-chip, phase-lock loop (PLL) clock meets B jitter
tolerance specification of ITU-T recommendation
G.958.
? FIFOs align incoming data across all eight channels
(two groups of four channels or four groups of two
channels). Optional ability to bypass alignment FIFOs.
? 1 + 1 protection supports STS-12/STS-48 redundancy
by either software or hardware control for protection
switching applications. STS-192 and above rates are
supported through multiple devices.
Applications Support
1-800-LATTICE (528-8423)
(408) 826-6002
techsupport@latticesemi.com
www.latticesemi.com
May 2002
Order #: I0137B
Copyright ? 2002 Lattice Semiconductor Corporation. Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., Lattice (design), and ORCA are either registered trademarks or
trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. Other product names used in this publication are for identification purposes only and may be
trademarks of their respective companies.
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
OTX-ACC-KIT-HH-GRY COVER FOR OEM TRANSMITTER
P-2408H-CCT CONN PLUG 8POS JONES SOLDER
P-321-CCT CONN PLUG 21POS SOLDER MNT
P0304 DE2-70 CALL FOR ACADEMIC PRICING
P0305 KIT MAX II MICRO
P0528 BOARD DEV DE1 ALTERA
P100-001 ADAPTER DB9F TO DB25M 1'
P2041RDB-PA BOARD REFERENCE DESIGN P2041
相关代理商/技术参数
ORT8850H 制造商:AGERE 制造商全称:AGERE 功能描述:Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT8850H-1BM680C 功能描述:FPGA - 现场可编程门阵列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORT8850H-1BM680I 功能描述:FPGA - 现场可编程门阵列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORT8850H-1BMN680C 功能描述:FPGA - 现场可编程门阵列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORT8850H-1BMN680I 功能描述:FPGA - 现场可编程门阵列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORT8850H-2BM680C 功能描述:FPGA - 现场可编程门阵列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORT8850H-2BMN680C 功能描述:FPGA - 现场可编程门阵列 16192 LUT 297 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORT8850L 制造商:AGERE 制造商全称:AGERE 功能描述:Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver